

# PATENT ABSTRACTS OF JAPAN

(11)Publication number : **08-110528**

(43)Date of publication of application : **30.04.1996**

(51)Int.Cl. **G02F 1/136**  
**G02F 1/1345**

(21)Application number : **08-246165** (71)Applicant : **CASIO COMPUT CO LTD**

(22)Date of filing : **12.10.1994** (72)Inventor : **ONAKA EIICHI**

## (54) ACTIVE MATRIX PANEL AND ITS PRODUCTION


### (57)Abstract:

**PURPOSE:** To prevent the occurrence of the conduction defect of gate line terminal parts and to improve the yield of production by providing gate lines with

coating films consisting of the same transparent conductive films as the transparent conductive films of pixel electrodes on their terminal parts and forming terminal electrodes thereon.

**CONSTITUTION:** A transparent substrate 1 is provided thereon with the plural pixel electrodes 2, plural thin-film transistors (TFTs) 3 respectively corresponding to the pixel electrodes 2 and the gate lines

11 and data lines 12 for supplying gate signals and data signals to the TFTs 3. Further, the substrate is provided with interlayer insulating films 13 which cover the TFTs 3 and correspond to the wiring regions of the data lines 12 and the data lines 12 are connected to the drain electrodes 9 of the TFTs 3 in their contact holes 13a. On the other hand, the terminal parts 1a of the gate lines 11 are exposed by openings of the gate insulating films 5. These terminal parts 11a are provided thereon with terminal part coating films 15 which consist of the same transparent conductive films as the transparent conductive films of the pixel electrodes 2 and cover the entire surface of the terminal parts



BEST AVAILABLE COPY

11a. The terminal electrodes 14 connected to gate side driving circuits are formed thereon.

---

**LEGAL STATUS**

[Date of request for examination] 09.10.2001

[Date of sending the examiner's decision of rejection] 21.10.2003

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office

BEST AVAILABLE COPY

일본공개특허공보 평08-110528호(1996.04.30) 1부.

[첨부그림 1]

(10) 日本特許庁 (J P)

02) 公開特許公報 (A)

(11) 特許出願公開番号

特開平8-110528

(A3) 公開日 平成8年(1996)4月30日

(51) Int. Cl.

G02F 1/136  
1/1345

特許公告

500

特許公告

P 1

特許表示箇所

特許公告 未請求 請求項の数 4 図 9 (全 9 頁)

(31) 出願番号 特開平8-285165

(32) 出願日 平成8年(1996)10月22日

(71) 出願人 000001443

カシオ計算機株式会社

東京都中央区銀座2丁目6番1号

(72) 発明者 尾中 隆一

東京都八王子市西川町2551番地の5 カシオ計算機株式会社八王子研究所内


(73) 代理人 弁護士 鈴木 直樹

(54) 【発明の名称】 アクティブマトリックスパネルおよびその製造方法

(37) 【要約】

【目的】 製造中にゲートラインの端子部分に短絡不良が発生するのを防いで製造歩留を向上させることができるアクティブマトリックスパネルを提供する。

【構成】 ゲートライン11の端子部11aの上に、両端電極2と同じ透明導電膜からなる端子部被覆膜15を設け、その上に端子電極14を形成した。



9-1

9-1

BEST AVAILABLE COPY